Quantum computers based on superconducting circuits are experiencing a rapid development, aiming at outperforming classical computers in certain useful tasks in the near future. However, the currently available chip fabrication technologies limit the capability of gathering a large number of high-quality qubits in a single superconducting chip, a requirement for implementing quantum error correction. Furthermore, achieving high connectivity in a chip poses a formidable technological challenge. Here, we propose a hybrid digital-analog quantum algorithm that enhances the physical connectivity among qubits coupled by an arbitrary inhomogeneous nearest-neighbour Ising Hamiltonian and generates an arbitrary all-to-all Ising Hamiltonian only by employing single-qubit rotations. Additionally, we optimize the proposed algorithm in the number of analog blocks and in the time required for the simulation. These results take advantage of the natural evolution of the system by combining the flexibility of digital steps with the robustness of analog quantum computing, allowing us to improve the connectivity of the hardware and the efficiency of quantum algorithms.
I. INTRODUCTION
Quantum computation has emerged in recent years as a promising technology which aims at solving problems such as the factorization of a composite number [1] , studying quantum field theories [2, 3] , simulating quantum chemistry [4, 5] , fluid dynamics [6] , or the simulation of complex systems [7] [8] [9] [10] more efficiently than classical computation. Another reason for the increasing interest on the field of quantum computation is due to Grover's algorithm [11] , which shows quadratic speedups when compared against classical search algorithms. This technology can be implemented in different quantum platforms, such us trapped ions, photonics, or superconducting qubits, among others. In this last platform, strong efforts have been performed to show an example in which a quantum processor outperforms any classical computer, milestone recently achieved by Google [12] . This flourishing technology still presents a considerable number of challenges to be solved, such as increasing the number of high-quality qubits in a single quantum processor or achieving interactions among all qubits. These problems characterize the so-called Noise Intermediate-Scale Quantum (NISQ) devices [13] , quantum chips comprising 50-100 qubits, which are still affected by significant noise.
With the objective of optimizing the currently available resources for quantum computation and, ultimately, implementing a useful quantum computer in the NISQ era, an alternative paradigm of quantum computing called digital-analog quantum computation (DAQC) [14, 15] has recently been proposed. This approach aims at improving the performance of digital quantum computers by taking advantage of the robustness of the natural dynamics of the chip, instead of turning off the internal interactions [16] . This approach has been proved theoretically viable when an all-to-all (ATA) Ising Hamiltonian describes the natural dynamics of the quantum processor, * mikel.sanz@ehu.es meaning that DAQC achieves universal computation using ATA analog blocks along with single qubit rotations (SQR). It has also been given a decomposition of the quantum Fourier transform (QFT) using the DAQC paradigm [17] . Furthermore, simulations show an improvement in the QFT implementation when reasonable assumptions regarding noise are made. At this point, it is remarkable the banged DAQC approach, in which the Hamiltonian is always on and the SQR are performed on top of the analog dynamics. It seems to pose advantages in the fidelity of the unitary matrices simulated when compared to the stepwise approach. However, the intrinsic interactions among the different qubits in a chip are not necessarily well described by an ATA homogeneous Hamiltonian. In fact, a physical quantum chip is expected to present only nearest-neighbour (NN) interactions, since ATA connections require a prohibitively increasing amount of wiring among the qubits.
In this Article, we design an algorithm that optimally simulates an arbitrary ATA Ising Hamiltonian employing as a resource a given inhomogeneous NN Ising model and SQR. This is achieved employing O(3L 2 ) analog blocks, i.e. NN evolutions, with L the number of qubits of the chip. Even though the particular dynamics considered as a resource is the ZZ Ising Hamiltonian, the proposed algorithm could be extended to other dynamics, such as the XX+YY Ising Hamiltonian. The simulation of the Hamiltonian is optimal in the number of blocks and the simulation time required.
II. GRAPH REPRESENTATION OF AN ISING HAMILTONIAN
The Ising Hamiltonian for L qubits can be interpreted as a weighted graph of L vertices, where the weight of the edge connecting the vertex i to the vertex j is g ij . If two vertices i and j are not connected, g ij = 0.
In this representation, an ATA Ising Hamiltonian of L qubits becomes a complete graph K L , i.e. a graph with edges among every possible vertex without repetition. On the other hand, the NN Ising Hamiltonian is represented as a Hamiltonian path, that is, a path visiting all the possible vertices only once.
It is noteworthy to mention that an arbitrary Hamiltonian path is represented by a permutation of all the vertices in the graph. To recover a Hamiltonian path from a given vertex permutation, it suffices to connect with an edge the vertices that are adjacent in the permutation. An example of a complete graph, together with two Hamiltonian paths, are represented in Fig. 1 , where we also show the vertex permutation of the Hamiltonian paths.
Notice that we are currently dealing with ZZ interactions and thus, different Hamiltonian path evolutions commute. This means that the final evolution will be the sum of all the Hamiltonian paths weighted by their respective evolution time. This last statement is summarized in the equation
where HP i (g j ) is a Hamiltonian that describes a ZZ interaction which has a graph representation of a Hamiltonian path with wights g j . This is understood in the graph representation as having as final graph the sum of all the weighted Hamiltonian paths. Our first task is then to split the complete graph, which represents the ATA Hamiltonian, into a set of Hamiltonian paths that will be later simulated using our resource (the NN Hamiltonian). This will allow us to efficiently decompose the ATA evolution in terms of Hamiltonian paths.
Partitioning a complete graph into a set of Hamiltonian paths resembles the Hamiltonian decomposition problem, which is about partitioning a complete graph into a set of Hamiltonian cycles. This last problem was solved by Walecki [18, 19] in 1890, who used a construction in which one Hamiltonian cycle is rotated to get all the cycles that composes the complete graph. Using a similar decomposition schematized for 6 qubits in Fig. 2 , we can decompose the complete graph into a set of disjoint Hamiltonian paths. These Hamiltonian paths are characterized by the vertex permutation where P k L ∈ S L , being S L the symmetric group for L elements, L the number of qubits and k ∈ Z such that 1 ≤ k ≤ L/2. j represents the j-th position of the vertex permutation. Note that k is just a label for the Hamiltonian path.
It is also noteworthy to mention that this partition is only valid for an even number of qubits. When dealing with an odd number of qubits, and hence, and odd number of vertex in the graph representation, we use the notion of single perfect matching. This involves using the same Hamiltonian path construction of Eq. 2, but allowing one Hamiltonian path to overlap with the rest. This will pose no problem in our later construction, since we will be able to selectively turn off the desired interactions.
In Fig. 2 , we show an example for 6 qubits where we also depicted the corresponding Hamiltonian paths. Hence, the problem know consists on efficiently simulating these Hamiltonian paths to obtain the ATA evolution.
III. SWAPPING GATES
The next step is to obtain each of the Hamiltonian path connections using a NN Hamiltonian as a resource. For that, we will change the connections using a SWAP-like gate U that performs the operations
The gate that changes the action of an arbitrary operator in a qubit to another qubit is the SWAP gate, defined as
where the superindices 1 and 2 refer to the qubit on which the gate acts. However, as we only need to change Z gates, we have some degrees of freedom available. More precisely, the most general unitary gate that fulfils Eq. 3 is
where R 1 z [θ] = e iσ 1 z θ 2 and α, β, γ ∈ R. Since we will later build this gate using inhomogeneous Ising Hamiltonians from the DAQC perspective, we will set α = γ = 0 and β = − 1 2 , obtaining the so-called iSWAP gate. The choice of parameters will minimize the amount of single qubit gates and analog blocks required, since
We will focus now on obtaining a sequence of iSWAP gates acting on adjacent qubits that efficiently transforms a system with NN connections into a system with the desired Hamiltonian path connections. The reason to restrict ourselves to adjacent iSWAP gates is that we want to decompose them using NN Ising Hamiltonians as a resource.
For the sake of clarity, we will use U ij to represent the iSWAP gate between qubits i and j. We will first show how this operation transforms a system with NN couplings. The result will be a system represented by a Hamiltonian path in its graph representation.
If we sandwich σ k z σ l z , a gate that applies the Z gate to the qubits k and l, with the gate U ij , we obtain
where we have defined the function τ ij as a permutation of the indices i and j, that is, a transposition. More precisely, if k = i, j, τ ij (k) = k, otherwise, τ ij (i) = j and τ ij (j) = i. Basically, the U ij gate changes σ z gates acting on qubit i to act on qubit j. Due to the unitarity of the iSWAP operation, its action on a NN Hamiltonian evolution can be written as
The initial vertex permutation defining the system's NN coupling was P = [1, 2, 3, ..., L]. After the iSWAP operation, the permutation that defines our system is P'
. This approach is straightforwardly generalized to a system with arbitrary connections. This means that, after sandwiching with iSWAP gates a system with certain connections, it interchanges the ones that had the two qubits being affected by the iSWAP gate. In our case, since we will be dealing with systems represented by a Hamiltonian path, the iSWAP operation reduces to a transposition in the corresponding vertex permutation.
As the set of transpositions that our NN resource can implement,
, is a generator of the symmetric group S L , we can obtain any desired permutation using the correct transpositions. This means that we can simulate the evolution of any system with couplings represented by a Hamiltonian path using as resource the system with NN couplings. For example, the Ising Hamiltonian that represents Fig. 1(c) , which we will call H 1 , is just obtained using the following transformations
For the sake of simplicity, we will define a sequence of transpositions to be
The permutations defined in Eq. 2 can be composed in terms of two groups of sequences,
where k and L refer to the permutation P k L we are building and the sequences have been labeled to make clear the order of application. That is,
In Appendix A, we proof that these are indeed the groups of sequences needed to obtain the desired permutations of Eq. (2). Note that both groups of sequences commute between them.
Let us now show an example for the case of 6 qubits. In order to obtain the permutation P 3 6 from Fig. 3 , we need to apply the transpositions defined in Eq. 10, which are G 1 (3) and G 2 (3, 6) . However, in the particular case of G 2 (3, 6), since 2 × k + 1 = 7 and L = 6, G 2 (3, 6) = I. The sequences
. The circuit that implements this set of transpositions using iSWAP gates is shown in Fig. 3 , where each column of iSWAP gates represents one sequence of transposition.
To sum up, in this section we have shown an algorithm that, using adjacent iSWAP gates and the NN Ising Hamiltonian as resource, is able to simulate the evolution of an ATA Hamiltonian for the case of an even number of qubits. Let us now simplify the circuit so that it requires the smallest possible amount of iSWAP gates.
IV. SIMPLIFICATION OF THE CIRCUIT
In this section, we will show an optimized version of the previously discussed circuit. Besides, we will also give a decomposition of the circuit in terms of ZZ gates, which will be useful later.
Since we now need to combine the set of Hamiltonian paths {P k L } to obtain the desired ATA evolution, it is possible to FIG. 3 . Circuit that simulates the evolution of a Hamiltonian path with vertex permutation P 3 6 . Each of the surrounding columns of iSWAP gates is related with one of the sequences belonging to the groups defined in Eq. 10. simplify the total number of iSWAP (U ) gates needed. The total circuit is described by the set of gates
The final ATA evolution will be described as
In Appendix C, we show the demonstration leading to this simplified circuit. In Fig. 4 , we show an example of the simplification for the case of 6 qubits. Using Eq. 5, we can decompose the gates F (k, L) into a set of SQR and ZZ i,j (φ = g j t f ) gates acting on adjacent qubits. Grouping parallel ZZ ij gates naturally leads to a circuit which can be implemented using the DAQC protocol, as explained in the following section. An example for the case of 6 qubits is shown in Fig. 5 .
We now take into account that k consecutive parallel set of iSWAP gates can be decomposed into a k + 1 analog blocks plus some SQR. Since the total number of F (k, L) for k ∈ [1, L 2 − 1] gates is L 2 − 1 and each one requires two parallel sets of iSWAP gates, we require a total of 3L 2 −3 analog blocks to generate these gates. We also need 3 L 2 − 2 analog gates to implement the F (0, L) set of gates and 3 L 2 − 1 analog gates to implement F L 2 , L . Moreover, we need L 2 analog blocks more evolving during a time t f . The total amount of inhomogeneous analog blocks needed is then 5L − 12.
In the following section, given a NN inhomogeneous Hamiltonian, we will derive an algorithm to simulate the evolution of an arbitrary NN inhomogeneous Hamiltonian efficiently, both in time and in the number of analog blocks. This is the last step before obtaining an algorithm to simulate an arbitrary inhomogeneous ATA Hamiltonian.
V. SIMULATING AN ARBITRARY INHOMOGENEOUS HAMILTONIAN
In this section, we will show an algorithm to simulate the evolution of an arbitrary inhomogeneous NN Hamiltonian under the paradigm of DAQC, employing a similar algorithm to the one shown in Ref. [14] . In this case, our resource will be a fixed inhomogeneous NN Hamiltonian. The algorithm we use has the following three advantages over the one shown in Ref. [14] : (i) It works for an arbitrary number of qubits; (ii) It requires the minimum amount of analog blocks; (iii) It optimizes the time required for the simulation.
We will first need to notice that it is possible to selectively change the sign of any desired combination of couplings. This is done by surrounding some of the qubits with X gates. We represent the action of the X gates by colouring the corresponding qubits in the graph representation (See Fig. 6 ). In order to change the sign of the desired combination of couplings, it suffices to colour differently the qubits connected to the desired couplings. In Appendix B we prove that this can be done for a NN chain with an arbitrary length. In Fig. 6 , we change the sign of all the couplings in (a) and the sign of just one coupling in (b).
We will now decompose a H NN (g j ) evolution during a time t f into a set of H NN (g j ) evolutions that have been evolving during a time t n each, b) Figure a) shows the three Hamiltonian paths that form the ATA evolution. Figure b) is obtained by introducing the iSWAP gates that transform a NN Hamiltonian in the desired Hamiltonian paths. This gates are described by the group of transpositions defined in Eq. 10. The set of transpositions obtained with this equation is translated into a set of iSWAP/iSWAP † gates surrounding the NN Hamiltonian as discussed in Section III. In c) we simplify the circuit by making use of iSWAP iSWAP † = I. These are the set of iSWAP gates defined in Eq. 12, which lead to the circuit depicted in d).
where X j i is an X gate applied on the i-th qubit j-th times and f n (k) is a binary function that determines whether an X gate is being applied in the k-th qubit during the n-th analog block, yet to be determined. In the last step, we make use
where M nj = (−1) fn(j)+fn(j+1) . This defines the following system of linear equations, FIG. 6. Coloured graphs representing the surrounding of X gates in the evolution of a NN system for 5 qubits. A coloured node corresponds to a qubit surrounded by X gates. The dotted lines represent the change of sing in the coupling. Fig. (a) represents the inversion of all couplings, which is the same as inverting the time evolution of the system. Fig. (b) represents the inversion of only one of the couplings.
The matrix M has only ±1 entries. The interpretation of M nj = −1 is that during the n-th analog block, the j-th coupling changes the sign. From now on, we will only focus on the M matrix instead of the f n (j) functions.
We will now assume without loss of generality that the following conditions hold ∀j
Without loss of generality, b j can always be relabelled and changed of sign to hold these inequalities. Under these conditions, we propose the following M ma-trix,
After inverting this matrix (see Appendix D), Eq. (16) leads to the time intervals
with k ∈ [1, L − 2]. Recall that t k = 0 means that we do not need the k-th analog block for the simulation.
Let us now prove that these solutions for t n imply the minimum amount of analog blocks and that the time required for the simulation is minimal. As, through Eqs. 21 and 22, we are mapping the set of times {t n } L−1 n=1 to the values {b j } L−1 j=1 , we need at least as much different t n as b j . Indeed, suppose that b j = b j . We can relabel them such that j = j + 1. Then, from Eq. 21, we get that t j = 0, so the total number of analog blocks is reduced by 1. Another particularly relevant case is when b j = 0 for k different values, for which the number of analog blocks needed is reduced by k − 1.
The time required to simulate the desired H NN (g j ) is defined as t sim = L−1 n=1 |t n |. Note that we do not take into account the time required to implement the X gates since we are supposing that they are ideal digital blocks, instantaneous. However, we believe that the circuit will still be minimum in time as long as we can parallelize the application of these gates. In Appendix E, we prove that, under the constrains of Eqs. 17, 18 and 19, min(t sim ) ≡ t min = |b 1 |t f . We also prove in Appendix E that our circuit requires a time t min to perform the simulation of an arbitrary inhomogenous Hamiltonian, being this the minimum time possible.
As an example, in Fig. 7 we represent the implementation of one of the analog blocks shown in Fig. 5 e) , required for a set of iSWAP gates. More precisely, the depicted block is necessary for an iSWAP gate between the qubits 2 and 3 and an iSWAP † gate between the qubits 4 and 5.
It is noteworthy to mention that we require at least L − 1 analog blocks to simulate the evolution of an arbitrary inhomogeneous NN Hamiltonian.
Until now, we have shown an algorithm that simulates the evolution of an homogeneous ATA Hamiltonian using as resource an inhomogeneous NN Hamiltonian. Furthermore, it does so with O(5L 2 ) analog blocks, since we need O(5L) inhomogeneous analog blocks which can be simulated using O(L) analog blocks coming from the resource for each.
It is straightforward to modify the circuit in order to simulate an inhomogeneous ATA Hamiltonian with negligible impact on the performance. It suffices to change the blue blocks in the circuit of the Fig. 5 for an inhomogeneous Hamiltonian.
In order to implement this circuit for an odd number of qubits, L, we can use the same set of Hamiltonian paths, P k L , of Eq. 2. In this case k ∈ [1, L+1 2 ] and, in order to obtain an homogeneous ATA Hamiltonian, we need to set to zero some of the couplings used for the Hamiltonian path evolution rep-
It should be noted that the number of analog blocks will still O(3L 2 ). Even though we do not discuss here how to obtain the iSWAP gates for this case. Similar techniques to those discussed in Appendix A can be employed.
VI. CONCLUSIONS
We have shown that, within the DAQC paradigm, naturally arising evolutions can be utilized to simulate any inhomogeneous ATA Ising Hamiltonian along with SQR. In particular, we have designed an algorithm based on a NN Ising Hamiltonian with O(5L 2 ) analog blocks, where L is the number of qubits in the chip. For this, we also discussed both a digital approach that simulates an ATA system while having NN-like connections and an algorithm that simulates under the DAQC paradigm the evolution of an inhomogeneous Hamiltonian. This last algorithm has been proven to be efficient in the number of analog blocks and in the simulation time required, as long as we treat SQR as ideal gates. This protocol can be ex-tended to platforms described by different Hamiltonians, such us the XX+YY NN Ising Hamiltonian. Grant Quromorphic. This material is also based upon work supported by the U.S. Department of Energy, Office of Science, Office of Advance Scientific Computing Research (ASCR), Quantum Algorithms Teams project under field work proposal ERKJ333.
APPENDIX A: GROUP DEMONSTRATION
In this appendix we proof that the combination of sequences G 1 (k) and G 2 (k, L), defined in (10), decompose P k L into a set of adjacent transposition, that is, P k L = G 1 (k)G 2 (k, L). For that, we will first briefly discuss how to state the problem in terms of the matrix representation of the permutation group [20] . For the sake of clarity, we will denote by T k the matrix representation of a transposition τ k .
The problem we are solving can be stated as obtaining a finite set of transpositions {T k } M k=1 that transforms the vector b with components b i into the vector b with components b P k L (i) . That is,
However, since T −1 = T , this set of transpositions will hold that
to denote the order of the operations.
The only restriction we will impose in the available transpositions is that they need to be adjacent. Denoting by T (i, j) the transposition τ i,j that transposes the elements i and j, we note that T (i, j)b transposes the elements of b in the positions i and j. Hence, we can use algorithms, such as the Bubble Short algorithm or its parallelized version, to directly obtain an optimized set of transpositions T k that shorts a given vector b . Indeed, the set of transpositions G 1 and G 2 have been obtained using those techniques, though we considered necessary to give a closed formula which we now prove to be correct.
We will now define c i,j as the operation that fulfills,
That is, it changes the position of the entry i with the entry k. We will define g 1 and g 2 as G 1 and G 2 in Eq. but with all the τ ij operations replaced by c ij . From the representation we see that replacing all the transpositions, τ ij for c ij , makes the new group of operations g 1 and g 2 to fulfill the equation . In order to meet the constraints imposed by Eq. (17-19) , the coefficients b1, b2, b3, b4 and b5 are equal to g 5 , respectively (we made the assumption that g4 > g2 and hence |b2| > |b4|). Since b4 < 0, we need to change g4 of sign in all the analog blocks, which is achieved by applying a X-gate in Fig. (a) . The dashed lines in the analog block represent a coupling changed of sign. These dashed lines connects two qubits with different colour, whereas a solid line connects two qubits with the same colour. The change of sign of the i-th coupling is given by the i-th column of the matrix defined in Eq. (20) . For example, the first column of the matrix, shows that all the signs of bj belonging to the first block must be inverted except from b1, which is related to g2. Consequently, all the signs of the couplings must be inverted, except from g2. In figure (b) we sandwiched each analog block with X gates in the qubits that where coloured, representing in that way the same evolution of figure (a). Lastly, in figure (c) we simplified the previous circuit both by eliminating all the analog blocks with zero time evolution, and all unnecessary X gates, taking into account that XX = I. where 1 stands for the identity permutation. This again resembles to shorting and array defined by P k L where the operations c ij are the changes in positions made to that array. We continue by realizing that
that is, we obtain two commuting permutations. This is why two commuting groups of sequences, G 1 (k) and G 2 (k, L), arise. Note that the second permutation, which can be regarded as P L L with L = L − 2k, is obtained from
by a factor of 2k that appears in all the sequences. This extra factor in G 2 (k, L) comes from (A3), where it appears adding to the permutation P L−2k L−2k . It has the effect of changing the action of all transpositions from τ ij to τ i+2k j+2k .
We will only prove how to short the permutation that fulfills g 1 (k) • P k 2k = 1 because proving that g 2 (L ) • P L L = 1 requires the same steps. We will prove this by induction.
Since, g 1 (1) is the identity operation and P 1 2 is the identity permutation, it is clear that g 1 (1) • P 1 2 = 1. We now suppose that g 1 (k − 1) • P k−1 2k−2 = 1 and we prove that, with this condition, g 1 (k)
where s i→j is defined in Eq. 9 but with all the τ ij operations replaced by c ij operations. Notice that s 2→2k−1 has the effect of changing the position of all the entries in P k L except for the last and the first one. All the numbers in an odd position change to their left position and all the number in a even position change to their right position. Hence, the permutation obtained from π 1 = s 2→2k−1 • P k 2k results in
where we used P k 2k (0) = P k 2k (1) . We now compute the operation π 2 = s 1→2k−2 • π 1 , which changes the position of all the entries except from the last two.
Hence,
Since g 1 (k − 1) does not affect to the positions 2k and 2k − 1,
This completes the proof.
APPENDIX B: COLORED GRAPHS DEMONSTRATION
In order to prove that we can selectively change the sign of a coupling in an arbitrary length NN chain we will use an induction process. If L is the number of nodes in a NN chain, then, k = L − 1 is the number of couplings.
Inverting the couplings for the k = 1 case is trivial. Supposing that we can selectively change the coupling sing of the k = k −1, we will prove that we can do it for the case k = k . The construction relies in the fact that, in order to change the sign of the new coupling, it suffices to change the colour of the newly added node. The colour of the new node must be different form its neighbour colour, which can always be achieved in the NN case. If we want the sign of the k coupling not to change, we just need to colour the new node as its neighbour.
APPENDIX C: DEMONSTRATION OF EQ. 12
In this appendix, we show how to obtain the gates defined in Eq. 12. For that, we first define various set of gates that will simplify the notation. We defineS to be the set of iSWAP † gates that are obtained from substituting τ ij → iSWAP † ij in Eq. 9. At the same time,G is defined to be the set of iSWAP † gates that are obtained from substituting S →S in Eq. 10. Hence, it holds that
where H NN is the NN Hamiltonian and HP(P k L ) is the ZZ interaction Hamiltonian described by the Hamiltonian Path P k L . F (k, L) describes the gates between the NN Hamiltonians that will be used to implement the Hamiltonian paths with vertex permutation P k L and P k=1 L . Hence
where it is straight forward to prove that F (k, L) has the form described in Eq .12 for k = 0 and k = L 2 . For k ∈ [1, L 2 − 1], we will prove that the set of iSWAP gates can be further simplified to obtain the Eq. 12.
We first note that the following equations hold from the definition ofG,
